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11. Introduction
Most systems designed today axe synchronous systems. At the heart of the synchronous sys­
tem is the system-wide clock signal. A fundamental problem in high speed synchronous systems is 
how to distribute the clock signals. The clock distribution imposes two constraints on the system. 
First, the clock skew, the variation in the time the clock signal arrives at the clocked elements, 
shrinks the available clock period time [l]. Second, the clock period must be sufficiently large to 
allow the clock distribution net time to charge and discharge. Proper characterization of the clock 
distribution system is vital to the designs of high speed systems.
The larger the clock skew in the system, the larger the clock period must become to account 
for the uncertainty of the arrival of the clock signal at the clocked elements. The clock skew. 8 . of 
a system is determined by several factors [2 ]:
(1) differences in line lengths or path lengths to the various clocked elements.
(2) differences in the line parameters that determine the line time constant, i.e., process variations.
(3) differences in the device threshold voltages of the receiving gate of the clocked elements.
(4) differences in the delays through any active elements inserted in the line.
A common technique proposed to minimize clock skew is to eliminate the differences in the line 
lengths to the various clocked elements [2 , 3].
In our analysis it is emphasized that each factor of clock skew should not be considered 
separately. For example, we will show that a clock net with equalized path lengths could in fact 
have a larger clock skew than an alternate clock distribution system or net. The notation 
S(PZ, ,CR J*V A E  JDT) refers to the clock skew as a function of path length. PL, crossovers. C R ,
2process variations. F V . active elements. A E . and device threshold. D T. Crossovers of other signal 
conductors over and under the clock distribution net are also considered to stress their impact on 
the clock skew and the net charging time.
We will distinguish between the skew of a single chip system. 8SC. and the skew of a multiple 
chip system. SMC. Differentiation between the two types of skew is important since in a multiple 
chip system, the reduction in the single chip clock skew may cause an increase in the multiple chip 
skew. The term clock skew refers to the maximum clock skew of the system being analyzed.
The analysis will begin by considering the clock skew due to varying path lengths. S(F L \  
The remaining factors of skew will be successively added and their impact will be discussed. We 
will concentrate on high speed systems. In such systems the use of high resistivity materials such 
as polysilicon and diffusion will be avoided since these materials add considerable delay to the 
clock distribution net and result in pessimistic skew values [2,3]. Although these materials will be 
avoided, the methods which will be presented do not preclude their use. A number of design issues 
will be examined, namely, the substrate type, the conductor width and spacing, the conductor 
level, and the clock distribution net. Two substrate types will be considered, gallium arsenide. 
GaAs, and silicon. Si.
The paper is organized as follows. In section two the characterization of the clock net conduc­
tors is presented. In section three the analysis conditions are set. Afterwards, the skew and the net 
charging time as a function of path length and then crossovers are discussed. In section four the 
remaining factors of skew, process variations, active elements, and device threshold, are presented. 
The results are discussed in section five and the conclusion follows in section six.
32* Conductor Characterization
2.1. Modeling "the In terconnect
On-chip interconnects have distributed capacitance, c , inductance. 1. and resistance, r . The 
line inductance can be neglected even for very fast signal rise times as long as the driving 
impedances are larger than the line characteristic impedance so that no ringing or overshoot occurs 
^3* Once the line impedance becomes greater than the driving impedance transmission line analysis 
techniques must be used [5]. We will approximate the distributed line with T-networks [6]. The 
driving device of the line is approximated by its average output impedance Rdev and the line is ter­
minated in Co. the input capacitance of the receiving device.
The Elmore delay [4.7] will be employed as an estimate of the delay. Given a branched net­
work. the delay from the input to node i may be defined as
Ti = LC kRki (2.1)
where Ck is the lumped capacitance at node k  and Rki is the total resistance of the portion of the 
unique path between the input and i that is common with the unique path between the input and 
k. The Elmore delay provides a simple yet useful means to analyze various clock distribution nets 
with respect to conductor spacing, conductor level, and substrate type .
2.2. Capacitance Calculation
The accurate prediction of interconnect capacitance is key to the design of VLSI high perfor­
mance logic circuits. To this end, two- and three-dimensional capacitance calculation, tools have 
been developed [8 ,9 .10]. All capacitances presented in this paper are calculated using CAP2D [10]. 
The dimensions used are shown in the simplified cross sections of a conductor on GaAs and on Si in
4Fig. 2.1.
The capacitance of the middle conductor for a set of five parallel, equally spaced w ith separa­
tion S and width W, W = S, first level metal (FLM) conductors, and for a set of five second level 
metal (SLM) conductors is plotted in Fig. 2.2. The capacitance of a single line is also shown. In the 
analysis which follows, the capacitances are per unit length (pF/cm) and will be referred to as 
capacitances rather than capacitances per unit length. Observe that the capacitance of both SLM 
conductor configurations is less than the capacitance of their FLM counterparts, since the conduc­
tors are farther away from the ground plane. Also, the impact of line-to-line coupling is significant 
even for relatively wide conductors on GaAs (apparent from the difference in the single conductor 
capacitance versus the multiple conductor capacitance).
Since the capacitance of a conductor may depend significantly on the proximity of adjacent
conductors, it is instructive to study the effects on conductor capacitance when the proximity of 
€>
adjacent conductors varies [ ll] . In the cases analyzed (Table 2.1), the conductor under considera­
tion is the middle conductor from the original set of five parallel conductors. In Table 2.1 the
FLM: h=l
W
Fig. 2.1. Cross section of a conductor on (a) Si (b) GaAs.
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Fig. 2 .2 . Capacitance per unit length of multiple and single conductors on Si and on GaAs 
versus conductor width and spacing (a) FLM (b) SLM.
Table 2 .1. Adjacent conductor removal.
case conductors missing
right left
0 0 0
1 1 0
2 1 1
3 2 1
4 2 2
number in the column labeled right" indicates the number of adjacent conductors removed from 
the right side of the conductor under consideration. Two situations will be analyzed. An example 
is shown in Fig. 2.3. In the first situation five conductors are always present. Thus, right=l, left*0 
specifies that the nearest conductor to the conductor under consideration has been moved to the 
right outermost conductor position. In the second situation an adjacent conductor is removed com­
pletely from the system. If. for a given case, the capacitance of situation one is greater than the
6Fig. 2.3. Example of Case 1 of Table 2.1 (the dotted conductor is missing).
capacitance of situation two, then long range coupling is present.
Fig. 2.4 shows that long range coupling effects on GaAs are indeed significant. Also of impor­
tance is the size of the decrease in conductor capacitance when adjacent conductors are removed. 
For conductors on Si w ith large widths and spacings, negligible coupling occurs. On the other hand, 
for all conductors on GaAs and for conductors on Si with small conductor width and spacing the 
presence of adjacent conductors affects the conductor capacitance.
(a) (b) (c)
a SLM GaAs 
o FLM GaAs 
« SLM Si 
FLM Si
—  situation 1 
......situation 2
Fig. 2.4. Relative capacitance per unit length for conductors on GaAs and on Si versus the 
cases of Table 2.1 (a) W -S -l (b) W -S-2 (c) W=S=6 .
73. Clock Net Analysis
3.1. Problem Form ulation
In order to determine the effects of clock net layout on clock skew and net charging time, 
eight clock distribution nets will be analyzed. The clock nets connect sixteen evenly spaced clocked 
elements on a 1 cm by 1 cm chip. The even spacing of the clocked elements makes this work appli­
cable to systolic arrays. Unfortunately, most VLSI systems do not contain regularly spaced clock 
points. The clock distribution system may be hierarchical in design [12] and/or it may be part of 
an automated place and wire system. The analysis which follows, however, is applicable to all 
types of designs.
The eight nets under consideration are shown in Fig. 3.1. N1 is an H-tree which has been 
favored in the literature as reducing clock skew since the paths to each clocked element have equal 
length [2,3]. N4 and N5 are common in design; both are perimeter fed and start connecting clock 
points immediately. N l. N2. and N3 are contingent upon a package technology which allows the 
nets to be fed from the center of the chip. N6 . N7, and N8 are N l. N2, and N3, respectively, with 
an additional feed line to the center point to enable the nets to be fed from the perimeter of the 
chip.
In the preceding section it was shown that the proximity of adjacent conductors affects the 
capacitance of a given conductor. Since it is probable that clock distribution nets on VLSI chips 
contain adjacent conductors of varying proximity, a number of wiring distributions, which may be 
superimposed on any of the clock nets in Fig. 3.1, will be studied. For example, if coupling is 
present between adjacent conductors, a clock net residing in a dense wiring distribution will have a 
higher clock net conductor capacitance than a clock net residing in a sparse wiring distribution. To
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Fig. 3.1. Eight clock distribution nets.
emulate a decrease in wiring density, the cases of Fig. 2.4 (situation one) and the capacitance of an 
isolated conductor will be used (see Table 3.1).
The six wiring distributions are shown in Fig. 3.2. WD-A and WD-B are uniform wiring dis­
tributions with capacitive values representing the opposite ends of the spectrum, that is. the
Table 3.1. Wiring densities.
case wiring
density
0 100%
1 80%
2 60%
3 40%
4 20%
9capacitance of an isolated conductor, WD-B, and the capacitance of a conductor surrounded by 
multiple conductors. WD-A. WD-C and WD-D represent gate array type wiring distributions 
where the center of the chip is the area most densely populated by wires. WD-C represents a gra­
dual change in wiring density while WD-D represents a more abrupt change in wiring density. 
WD-E and WD-F can be thought of as distributions occurring in a door planned chip where a dense 
wiring distribution is found on one side of the chip and a less densely populated distribution is 
found on the other side.
3.2. Differences in  P a th  Length
Delay equations obtained through the Elmore delay provide insight as to the contribution of 
each component of the skew and net charging time. Table 3.2 contains equations of t(PL), the net
100% 100%
multiple single
WD-A WD-B WD-C
WD-E WD-F
Fig. 3.2. Six wiring distributions.
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charging time as a function of path length, and of PL ), the single chip skew as a function of 
path length, for uniform wiring distributions such as WD-A and WD-B. The conductors are 
modeled using eight T-networks per cm. When comparing N l. N2. and N3 with N6. N7, and N8. 
respectively, the skews are not affected by the inclusion of the feed line to the perimeter of the 
chip, while t(P L ) is affected since the additional resistance of the perimeter feed must be summed 
over all of the capacitors in the network.
In the examples presented, the conductors are assumed to be aluminum w ith p = 3 /iC l-cm  
and are charged through Rdev = 500fl. The input capacitance. Co. is assumed to be 30 fF. The 
single chip skew resulting from varying path lengths is shown in Fig. 3.3(a) and (b) and the net 
charging time is shown in Fig. 3.3(c) and (d) for two FLM conductor widths. Since the single chip 
skews due to path length of N l. N2. and N3 are equal to N6. N7. and N8. respectively, the latter 
are not shown. As expected, given a wiring distribution, the skews of the center-fed nets. N l. N2. 
and N3, are consistently lower than the skews of the side-fed nets. N4 and N5. and the skew 
decreases for increasing conductor widths. Also notice the differences in skew and net charging 
time, given a net type, across the wiring distributions. This can be attributed to coupling between
Table 3.2. S^CP-L) and r{PL) of clock nets with uniform wiring distributions.
Net T (P L) S^CP L )
N l Rdev [36C + l6Co ] + R [102C + 54Co ] 0
N2 Rdev [30C + 16Co ] + R [58C + 36Co ] R [16C + 12Co]
N3 Rdev [30C + l6Co ] + R [66C + 40Co ] R [32C + 20Co]
N4 Rdev [31C + l6Co ] + R [250C + 136Co ] R [184C + lOOCo]
N5 Rdev [31C + l6Co ] + R [277C + 152Co ] R [216C + 120Co]
N 6 Rdev f40C + 16Co ] + R [406C + 182Co ] 0
N7 Rdev [34C + l6Co ] + R [314C + l64Co J R [16C + 12Co]
N8 1 Rdev [34C + l 6Co ] + R [322C + I 68C0 J R [32C + 20Co]
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Fig. 3.3. FLM single chip path length skew and net charging time versus net type and 
wiring distribution: (a) W -S -l (b) W -S-2 (c) W -S -l (d) W -S-2.
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adjacent conductors.
The net charging time is important not only because it is a limiting factor in the clock period. 
Varying values of r(P L ) on different chips contribute to the multiple chip skew. The skew of the 
multiple chip system. S ^ C  PL').can be found by taking the difference between the delay of the 
furthest clocked element of the higher r(P L ) net and the delay of the closest clocked element of 
the lower r{PL ) net. This is merely
SMC( P i )  = r t, ( P P ) - r i (PZ,) + SiCt(P P ) (3.1)
where U and L  refer to upper and lower. respectively.
If a multiple chip system contains chips with identical net types and wiring distributions then 
Sv;c(PL) = &x iP L). However, if the system contains identical nets w ith varying wiring distribu­
tions the skew may be more. The multiple chip systems in Fig. 3.4 contains identical nets w ith two 
types of wiring distributions. WD-A and WD-C. Even though the capacitance of conductors on 
GaAs is lower than the capacitance of conductors on Si. given a net and conductor width, the 
difference in capacitance between the two nets is higher (for the two wiring distributions chosen)
Fig. 3.4. FLM multiple chip skew due to path length for a system containing two wiring 
distributions. WD-A and WD-C. versus net type: (a) Si (b) GaAs.
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for conductors on GaAs, again, due to capacitive coupling. Thus, in this case, the path length skew 
is higher in the GaAs system.
3.3. Crossover Capacitance
Another component of capacitance which must not be neglected is the crossover capacitance. 
To calculate this term, a three-dimensional capacitance calculation tool is required. Since such a 
tool was not available, we will demonstrate the effects of crossover capacitance on clock skew and 
net charging time with a value of 1.5 fF/crossover for a conductor width and spacing of 
W = S = 2. The results may be scaled for varying capacitive values as well as for the total 
number of crossovers per unit length.
Referring back to the Elmore delay dennition it is evident that the impact of crossover capaci­
tance on skew, S^CCH ), and net charging time, r(G5 ), can be considered separately since the cross­
over capacitance is modeled as shunt capacitors along the conductor path. If a fu lly  wired one .cm 
by one cm chip [13] is considered, then 2500 crossovers/cm are possible. Thus. 3.75 pF/cm is 
present on the net due to crossovers. Recall, the capacitance of a two micron FLM conductor on 
either GaAs or Si was approximately 2.0 pF/cm. Note that even if the above value is scaled, the 
added capacitance due to crossovers may be greater than the capacitance of the line itself. The same 
type of analysis as that of the path length may be carried out for crossovers; a percentage value in 
wiring density will simply translate into a percentage of crossovers.
14
4. Other Components of Skew
4.1. Process V ariations
In addition to evaluating skew when process variations are added, we would also like to be 
able to predict changes in the net charging time and the multiple chip skew and to be able to find 
ways to minimi?.*», the predicted changes by choosing the appropriate combination of conductor 
width and spacing, substrate type, and conductor level. Consider a conductor. The process varia­
tions which could be expected are changes in conductor width. W . conductor spacing, S , conductor 
thickness, t , and height of the conductor above the ground plane, h . Changes in the relative dielec­
tric constant of the passivation layer. er . and the conductor resistivity, p. may also occur. The set 
of process variations we will consider are W ± .3, t ± .25, and h ± .25.
If a single clock driver is used to drive the clock net, the single chip skew, 8X (PL), is in the
form
Ssc(PL) = R [aXC + a2Co] (4.1)
where a-x is a constant depending on the clock net and the wiring distribution. When process varia­
tions affecting the conductor are taken into account the single chip skew becomes
8X (PL J V )  = R(1  + aiOUiCCl + aC) + <z2Co] (4.2)
where the relative change in x  is
d* = (*«ew -  XoU }/xoU ■ (4-3)
If a tC »  a2Co (4.2) simplifies to
8sc(PL J V )  =  SX (PL) + 3C]
8X (PL)[1 + &RC)].
In the same manner r(PL  ) is in the form
(4.4)
15
r (  P L) = Rdev[azC + a4Co] + 5 [ a 5C + a 6Co].
If. as in the cases analyzed. a 3C Rdev is the dominant factor of the net charging time, then the net 
charging time when conductor variations are introduced simplifies to
tC PLJV )  =  t( PL)[1 + 0C ]. (4 '6) 
So, the multiple chip skew due to path length differences and conductor process variations may be
approximated as
hMC{PL JV) = SMC{PL) + tuflC„ - TiCPi) 3CL (4 7) 
+ Sjc (p i . )3Csc ) i .
Since 3= > S ^C P L ). the maximum multiple chip skew is attained when the upper
clock net and the tower clock net have conductor process variations which lead to a maximum rela­
tive increase and decrease in conductor capacitance, respectively. Note. dCL is a negative value 
denoting a decrease' in the relative change in capacitance. Since multiple chip systems are more 
common than single chip systems, we w ill concentrate on minimizing the multiple chip skew.
To assess the impact of conductor width, conductor level, and substrate type on the skew and 
the net charging time of a clock distribution net. all combinations of the three process variations, 
eight of them, were used in simulating the relative changes in conductor capacitance and conductor 
resistance of FLM and SLM conductors on Si and on GaAs. The relative changes in c and rc of 
FLM conductors and of SLM conductors on GaAs and on Si are shown in Table 4.1 for several con­
ductor widths and spacings. PV1 and PV2 result in the largest relative increase and largest relative 
decrease in capacitance, respectively. PV3 results in the largest relative increase in RC. Notice for 
PV1 and for PV2 the relative changes in capacitance of SLM conductors are less than those of FLM 
• conductors on Si. Since the capacitance of SLM conductors is less than its FLM counterpart, 
thereby yielding a lower r(P L ) for a given conductor width, and since SLM conductors have lower 
relative changes in capacitance compared to FLM conductors, we w ill concentrate on the skew of 
clock nets composed of SLM conductors in order to minimize the maximum skew of the system.
16
Table 4.1. Relative changes in FLM and SLM c and r c .
FLM SLM
Si GaAs Si GaAs
w=s PV 3c Qrc 3c drc 3c Qrc 3c 3rc
2 1 .309 -.090 .149 -.201 .191 -.172 .197 -.168
2 -.207 .244 -.292 .113 -.153 .328 -.157 .322
3 .005 .576 -.124 .374 -.129 .367 -.137 .353
6 1 .294 -.014 .048 -.202 .098 -.164 .082 -.176
2 -.186 .143 -.143 .204 -.087 .282 -.075 .299
3 .175 .650 -.046 .339 -.007 .394 -.031 .360
10 1 .301 -.010 .029 -.201 .090 -.154 .059 -.178
2 -.187 .118 -.097 .241 -.079 .266 -.055 .299
3 .222 .680 -.029 .335 .023 .406 -.011 .360
20 1 .301 .025 .015 -.200 .087 -.144 .037 -.183
2 -.195 .089 -.056 .277 -.075 .252 -.035 .306
3 - .257 .702 -.029 .335 .048 .419 -.001 .354
For the clock nets analyzed and the conditions Rdev = 500O and p = 3 ¡ itl—cm . the maximum 
multiple chip skew occurs when one chip has process variations PV1 and one chip has process vari­
ations PV2. The choice of the set of process variations which yield the maximum skew will be dis­
cussed in section five.
Recall that the multiple chip skew due to path lengths is minimized at conductor widths 
where coupling is minimal, that is, large conductor widths and spacings. When process variations 
are considered the product r(P L ) $C , and therefore the product C 3C , should be minimized to 
incur the smallest increase in 8MC(PL P V )  over 8MC(PL ). Consider Fig. 2.2 and Table 4.1: a large 
conductor width and spacing will minimize CQC for conductors on a GaAs substrate since both the 
capacitance and the absolute value of the relative changes in capacitance decrease for increasing 
conductor widths. Meanwhile, an intermediate conductor width will be needed for a Si substrate 
since the capacitance is minimized at W = 5  251 2 while the absolute value of the relative change in 
capacitance decreases for increasing conductor widths.
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Figure 4.1 shows multiple chip skews due to path length and process variations calculated 
using the Elmore delay for two different multiple chip systems, one containing two wiring distri­
butions. WD-A and WD-C, and the other containing only WD-A, versus net type, i.e., each m ulti­
ple chip system contains only one net type. Also shown for reference is the multiple chip skew due 
to varying path lengths. Consider the multiple chip systems containing only WD-A. Although the 
multiple chip skews due to path lengths are approximately equal for clock nets on GaAs and for 
clock nets on Si. when conductor process variations are introduced the multiple chip skew is greater 
for clock nets on Si. This occurs because, given the fixed clock nets, the clock nets on Si have higher 
conductor capacitance, and therefore higher net charging times, than the clock nets on GaAs and the 
absolute changes in conductor capacitance are generally higher for conductors on Si. When two dis­
tributions are present the multiple chip skew due to path length increases, more for clock nets on 
GaAs. thereby increasing the multiple chip skew due to path length and process variations. Note, 
in all cases the minimum in skew occurs at W = S = 6 and W = S = 20 for conductors on Si and
net type net type net type net type
(a) (b) (c) (d)
SLM multiple chip skew as a function of path length and conductor process 
variations and SLM multiple chip skew as a function of path length versus net type and 
two sets of wiring distributions, one with WD-A and one with WD-A and WD-C for 
conductors on (a) Si.WD-A (b) Si.WD-A and WD-C (c) GaAs.WD-A (d) GaAs WD-A and 
WD-C.
W -S-2 
W -S-6 
W -S-10 
W=Sx*20
S ^ C P L J V )
18
GaAs, respectively.
4.2. A ctive Elements
Throughout this analysis we have assumed a constant value of 500 ohms for the output 
impedance of the clock driver. Consider the effect on the multiple chip skew when process varia­
tions present in the clock driver output are included. Again, making the simplifying approximation 
TiPL^^a^C  Rdev , the approximation for skew is
8mc( P L J V A E ) a* 8mc{PL) + 8 ^  (PL) e(PC )£
+ TV{PL )[aCc/ + ^ d e v a + QRdeVjjQC^ (4.8)
-  TL(PL)[dCL + $RdevL + QRdevLdCL].
Note, QRdevy and QCy are positive and $RdevL and $CL are negative. It is clear that the conductor 
width and spacing with the lowest capacitance will yield the smallest increase in SMC (.PL J ’V A E ) 
over 8MC {PL R V ) because of the dependencies on the net charging time. It follows that clock nets 
with a larger total conductor area, the H-net for example, will have larger skews.
Fig. 4.2 shows the multiple chip skew due to path length, process variations, and active ele­
ments for two absolute values of the relative changes in clock driver output impedance, 
^Rdev\ = .5 and ^Rdev | = .2 (note the separate scales on all four graphs). As expected smaller 
skews are associated with the lower changes in impedance. Notice the gap in skews between the 
two sets of wiring distributions given a net type, substrate type, and conductor width increases for 
decreasing values of ftRdev. The gap for these two sets can be approximated by
S ^ H P L J V A £ )  ~  S*C( P L P V A £ ) =
l (P L) — TL ' (P L )][l + QCl + QRdevL + cjCL$PdevL] 
where superscripts A ,C and A  refer to the two multiple chip systems with WD-A and WD-C and
with WD-A. respectively. The difference (tl (PL) — ,C(P L )) is larger for conductors with capa­
citive coupling given identical net types in the system. As processing is refined and process varia-
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W=S=2 
a W=S =6 
. W=S=10
* W=S=20
----  WD-A and WD-C
.......WD-A
net type net type 
(b)
net type net type
Cc) (d)
Fig. 4.2. SLM multiple chip skew as a function of path length, process variations, and 
active elements for two sets of wiring distributions, one with WD-A and one w ith WD-A 
and WD-C. versus net type (a) Si. ]QR\ = .5 (b) GaAs. \&R\ = .5 (c) Si. \&R\ = .2 (d) GaAs.m  =  .2.
tions are decreased, that is, the absolute values of $CL and QPdevL are decreased, the gap increases.
The maximum size of the gap is r*{PL  ) -  t *'c(PL ).
4.3. Device Threshold
If the voltage waveforms are in the form
20
v (i ) = VDD[l — e- i /  T] (4.10)
where VDD is the high voltage level, then the approximated skew due to path lengths, process
variations, active elements, and threshold variations is
Sa/c (-££ ¿ V  A E  £ )T ) == tl (PL )[1 + QCl + aiWevj. + QRdevL QCL ] In [ l -V T L /VDD  ]
-  rt/(PX)[l +QCu + dRdeva + dRdevvQCjj] ln[ 1 -  VT^ /TOD] (4.n)
-  S ^ G P iX l + d(RC)L] ln [l -  V T J V D D l
Again, larger skews will result from nets with higher net charging times. Also, tighter process con­
trols on the deviation of threshold voltages will result in lower multiple chip skews.
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5. Discussion
Approximations of the multiple chip skew were made in order to concentrate on the parame­
ters which contribute the most to skew. If a2CRdev is not clearly the dominant term in t(PL ), 
then the approximation for multiple chip skew will change, that is. if t(PL') is simplified as 
t(PL) =« a2CRdev + asCR, then
s mc(,p l j v a £ )  = r ^ c p iX i  + ac„ ] -  tl (p l )[i  + a c j +  s^ c p d u  + a c s o j
+ aiaCuRdevu [^Rdevu + ^Rdevu ^Cu ] + a ^ C y R ^ R y  + dRv dCu ] (5 .1)
-  ai CLRdevL[QRdevL +  QRdevLQCL ] - a 5 CLRL[&RL +0i?i 6CI ].
Two sets of process variations should be chosen such that one set maximizes
a2Rdev$P + a 5£dCRC) (5.2)
on the upper clock net and one set minimizes
a2Rdev$C  + (as -  a j)RQ(RC ) (5 .3)
on the lower clock net. Thus, given a conductor width and spacing and Rdev , the two sets of pro­
cess variations may vary depending on the clock net layout. For the eight clock nets on Si with 
W-D~A- Fig. 5.1 compares approximations (4.8) and (5.1) with the Elmore calculations with either 
Rdev —500i l  and p 3fiQ  cm or Rdev—2,50(1 and p=6/j.(l—cm . As expected (5.1) is more accurate 
than (4.8) at smaller conductor widths and spacings.
Having estimated the clock skew of a multiple chip system, skew minimization techniques 
must be investigated. From the analysis presented, it is evident that the net charging time is an 
important design parameter to minimize. In the restricted cases analyzed, that is. a clock driver 
with a 500 ohm output impedance driving sixteen clocked elements connected on a 1 cm by 1 cm 
chip, the net charging time could be reduced by choosing a conductor level and conductor spacing
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W -S-2 
□ W=S=6
o W=S=,10 
a W=S**20
------ Elmore
........  (4.8)
------ (5.1)
Fig. 5.1. Comparison of approximations (4.8) and (5.1) and the Elmore delay for clock nets 
on Si with WD-A (a) (4.8). Rdev-500. p=3 (b) (5.1). Rdev-500. p=3 (c) (4.8). Rdev»250. 
p=6 . (d) (5.1). Rdev«250. p=6 .
that yielded a low capacitance per unit length conductor and/or by choosing one clock net design 
over another. Although the effects of other conductors crossing over and under the clock net was
mentioned briefly in section three and not included in the examples afterwards, effects of cross­
overs on the net charging time, and therefore on skew, can be appreciable and should not be 
ignored.
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In the design environment, more net charging time reducing options are available. One option 
is to reduce the driving device resistance. Note that this resistance cannot be reduced without end, 
because the transmission line domain may be entered and then other skew reducing techniques 
must be used. As a result, for high speed systems it is entirely possible that a single clock distribu­
tion net on a large chip will not suffice. Another option to limit the net charging time, and there­
fore the skew, is to partition the clock distribution net. Extra clock drivers could be allocated or if 
the system is pin limited, multiple output stages on a single clock driver may be used. Note though
that extra clock drivers may increase the off-chip clock skew if the drivers are not allocated care­
fully.
Since minimizing the net charging time alone will not necessarily minimize skew, other design 
parameters which must be considered are the relative changes in the conductor capacitance, the con­
ductor resistance, and the driving device resistance which come about due to process variations. 
Although clock driver design techniques were not discussed here, it is important to find designs 
which produce the smallest relative changes under process variations [14].
Two major design difference become apparent when designing clock nets on GaAs versus Si 
substrates. First, as shown in Fig. 2.3, the capacitance of conductors is less for conductors on GaAs 
given a conductor width and spacing. Therefore, the clock distribution system on a silicon sub­
strate would have to be partitioned into a smaller number of parts, compared to a clock net on 
GaAs, to achieve a desirable skew and clock net charging time, assuming no other options were 
available. Second, capacitance coupling is more prevalent on a GaAs substrate at all conductor 
widths. In order to achieve an accurate prediction of the skew and net charging time for clock nets 
on GaAs the capacitance of the conductors must always be calculated based on the proximity of 
adjacent conductors.
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6. Conclusions
An optimal on-chip clock distribution system does not always result when all paths to the 
clocked elements are equalized. Rather an optimal on-chip clock distribution system depends on 
varying path lengths to the clocked elements, the crossing of conductors over an under the clock 
net, process variations, the insertion of active elements in the clock net, and the differences in the 
device threshold of the receiving devices and their relationship to one another. We have shown 
that the design of an optimal on-chip clock distribution net may vary depending on the conductor 
width and spacing, the proximity of adjacent conductors to the clock net (wiring distribution), the 
driving impedance of the clock device, and conductor characteristics such as resistivity. W ith the 
use of simplified skew and charging time approximations and a tool which yields an accurate 
assessment of conductor capacitance predictions of clock skew prior to chip layout may be made 
and design guidelines may be developed.
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